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Abstract—Online machine learning (OML) algorithms do not
need any training phase and can be deployed directly in an un-
known environment. OML includes multi-armed bandit (MAB)
algorithms that can identify the best arm among several arms
by achieving a balance between exploration of all arms and
exploitation of optimal arm. The Kullback-Leibler divergence
based upper confidence bound (KLUCB) is the state-of-the-art
MAB algorithm that optimizes exploration-exploitation trade-
off but it is complex due to underlining optimization routine.
This limits its usefulness for robotics and radio applications
which demand integration of KLUCB with the PHY on the
system on chip (SoC). In this paper, we efficiently map the
KLUCB algorithm on SoC by realizing optimization routine
via alternative synthesizable computation without compromising
on the performance. The proposed architecture is dynamically
reconfigurable such that the number of arms, as well as type
of algorithm, can be changed on-the-fly. Specifically, after initial
learning, on-the-fly switch to light-weight UCB offers around 10-
factor improvement in latency and throughput. Since learning
duration depends on the unknown arm statistics, we offer
intelligence embedded in architecture to decide the switching
instant. We validate the functional correctness and usefulness
of the proposed architecture via a realistic wireless application
and detailed complexity analysis demonstrates its feasibility in
realizing intelligent radios.
Index Terms—Online machine learning, intelligent architec-
ture, Zynq platform, partial reconfiguration, multi-armed bandit.
I. INTRODUCTION
Online machine learning (OML) algorithms such as multi-
armed bandit (MAB) and reinforcement learning offer a simple
but very powerful framework to enable decision making over
time in an unknown uncertain environment [1], [2]. The
MAB algorithm aims to identify the best arm among several
arms and various extensions such as multi-play, multi-player,
adversarial, contextual, and linear MABs have been explored
to cater a wide range of applications [1]. Few of them
include content (news or advt.) selection to maximize the
number of clicks, dynamic pricing to maximize the total profit,
medical trials to identify suitable drug and resource selection
in robotics, data-center, IoT and wireless networks [1]–[3].
An optimal MAB algorithm guarantees logarithmic regret
(i.e. loss due to sub-optimal arm selection) by achieving a
balance between exploration of all arms to gain knowledge
that may improve future performance and exploitation of an
arm which can maximize the immediate performance. The
Kullback-Leibler divergence based upper confidence bound
(KLUCB) is the state-of-the-art MAB algorithm that optimizes
such trade-off but it is computationally complex due to under-
lining optimization routine [4]. Other algorithms include UCB,
Bayes UCB and Thompson Sampling (TS) which incur higher
regret than KLUCB [1]–[3]. From an architecture perspective,
none of these algorithms have ever been realized on the
hardware. The usefulness of MAB algorithms in robotics, IoT
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and wireless applications and strict latency constraints demand
efficient mapping to area and power-efficient architecture and
tight integration with the physical layer (PHY) algorithms [5].
In this paper, we explore synthesizable computation to
replace the optimization routine in KLUCB along with the
hardware-software co-design approach to efficiently map the
KLUCB algorithm on the Zynq system on chip (ZSoC) and
validate its performance. To the best of our knowledge, this
work is the first attempt towards the hardware realization
and performance analysis of MAB algorithms. Next, we
explore dynamic partial reconfiguration (DPR) to realize re-
configurable architecture that allows on-the-fly configuration
of a number of arms as well as the type of algorithm. We
demonstrate around 10-factor improvement in latency and
throughput by enabling on-the-fly switch from KLUCB to
light-weight UCB after initial learning. Since learning duration
depends on the unknown arm statistics, intelligence embedded
in architecture offers the capability to optimize switching
instant. We validate the functional correctness and usefulness
of the proposed architecture via a realistic wireless application
and detailed complexity analysis demonstrates its feasibility
in realizing intelligent radios/robots. Please refer to [6] for
additional supplementary tutorial and source codes.
II. SYNTHESIZABLE UCB AND KLUCB ALGORITHMS
In MAB setup, each experiment consists of N,n ∈
{1, 2, .., N} sequential slots with K, k ∈ {1, 2, ..K} arms
and the aim is to select the arm with highest reward as
many times as possible. However, the reward distribution
of the arms is unknown and needs to be learned. In this
paper, we limit our discussion to Bernoulli reward distribution
though proposed architectures can be tuned for Exponential
and Poisson distributions as well. We consider single-play
MAB where the algorithm can select only one arm in each slot.
The arm selected in slot n is denoted by, In and Rn denotes the
reward received for the selected arm (i.e. only one feedback in
each slot). Both UCB and KLUCB algorithms select each arm
once in the beginning (i.e. first K slots). Thereafter, in each
subsequent time slot, quality factor (QF), Q(k, n) is calculated
for each arm.In UCB, the value of Qu(k, n) is given by [1],
Qu(k, n) =
X(k, n)
T (k, n)
+
√
α log(n)
T (k, n)
(1)
where
X(k, n) = X(k, n− 1) +Rn−1 · 1{In−1==k} ∀k (2)
T (k, n) = T (k, n− 1) + 1{In−1==k} ∀k (3)
where 1cond is an indicator function and it is equal to 1 (or 0)
if the condition, cond is TRUE (or FALSE). The parameter,
α, is an exploration factor that can take any value between 0.5
and 2. Based on calculated QFs, the arm with the highest QF
is selected and it is denoted by, In [1].
In = arg max
k
Qu(:, n) (4)
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2In the literature, various extensions of UCB such as UCB V
and UCB T have been discussed and they slightly differ in
terms of number of the arithmetic operations in QF calculation.
We have realized all three UCB algorithms on ZSoC and
compared their performance in Section V. However, due to
limited space constraints, we limit the discussion to UCB and
KLUCB since KLUCB QF calculation is significantly different
and needs computationally complex optimization routine along
with KL divergence, d, as shown below [4].
Qkl(k, n) = max
{
q ∈ [0, 1] , d
(
X(k, n)
T (k, n)
, q
)
≤ Y (k, n)
}
(5)
where
Y (k, n) =
log n+ c log(log n)
T (k, n)
and
d(p, q) = p log
(
p
q
)
+ (1− p) log
(
1− p
1− q
)
(6)
To realize Eq. 5, we need KL divergence computation for
large possible values of q ∈ [0, 1] which makes QF computa-
tion extremely expensive to realize in hardware. To overcome
this limitation, we present an alternative heuristic approach
shown in Algorithm 1 for Bernoulli reward distribution. The
main idea is to dynamically and intelligently refine the range of
q based on comparison of the KL divergence between learned
arm statistic, i.e. X(k,n)T (k,n) and expected arm statistics, mid (line
8) with the exploration factor, S2 (line 9). Number of iterations
of for loop, i.e. parameter β, depends on ∆ > 0 which is the
minimum gap between statistics of any two arms and we set
β = 1∆ . We denote µˆ(k, n) =
X(k,n)
T (k,n) which is the learned
mean of the reward distribution of kth arm till slot n and
µ(k) is its actual value which is unknown. Then, we have,
∆ = min
i,j∈[N ],i6=j
|µ(i)− µ(j)| (7)
We assume  > ∆ and hence, β = 1 .
Algorithm 1 Modified Qkl(k, n) Calculation in KLUCB
1: Input: X(k, n), T (k, n), n
2: Parameter: β
3: Output: Q(k, n)
4: lid = S1 = X(k, n)/T (k, n)
5: S2 = [log n+ c log(log n)]/T (k, n)
6: uid = min(1, S1 +
√
S2/2)
7: for i = 1 : 1 : β do
8: mid = (lid + uid)/2
9: if d(S1,mid) > S2 then
10: uid = mid
11: else
12: lid = mid
13: end if
14: end for
15: Q(k, n) = uid
III. PROPOSED ARCHITECTURE
We first discuss the KLUCB architecture details followed
by a brief discussion on modifications needed for UCB real-
ization. Each slot in the KLUCB algorithm consists of three
tasks: 1) Initialization (only for first K slots) and parameter
update based on the reward feedback, 2) QF calculation for
each arm, and 3) Arm selection using calculated QF values.
A. Initialization and Parameter Update Block
The initialization (INIT) and parameter update block is
identical in both algorithms. At the beginning of a new
experiment (n = 0), the algorithm enters into the INIT phase
and its duration is K slots. The aim is to select each arm
only once and in our architecture, this is accomplished using
a pseudo-random sequence generator of length K.
In each slot, values of {X,T} are updated based on the
feedback as shown in Eq. 2 and 3 in Section II and the value
of n is incremented by 1. The parameter update can be done
at the end of the current slot after receiving the reward for
the chosen arm or in the beginning of the subsequent slot.
We choose the latter approach and hence, the feedback signal
contains the information, In−1 and Rn−1 i.e., the reward
received from the selected arm in (n− 1)th slot. The format
of the feedback signal is shown in Fig. 1. The first bit is
the reward (0 or 1 for Bernoulli case), second is the restart
bit (1 to begin new experiment and 0 to continue the same
experiment) and the remaining bits indicate the arm selected
in the previous time slot resulting in total log2(Kmax)+2 bits.
For easier understanding, the arms are shown to be selected in
deterministic order in the INIT phase. For reward distributions
with non-integer rewards, additional bits are needed.
INIT I3 I2 I1R
1 0 0 0X
0 0 0 1R
0 0 1 0R
0 0 1 1R
0 1 1 1R
0 I3 I2 I1R
0 I3 I2 I1R
0 I3 I2 I1R
Feedback
(5 bits)
Reset and 
Start INIT 
Reward R 
of Arm 1
Reward R 
of Arm 2
Reward R 
of Arm 3
Reward R 
of Arm 7
INIT Phase OverINIT Phase Start
Reward R 
of Arm I
Reward R 
of Arm I
Reward R 
of Arm I
Fig. 1. Feedback signal format which is an input to parameter update block.
The architecture for the first task is shown in Fig. 2. In all
figures, a double-headed arrow indicates AXI4 protocol where
M and S symbols denote master and slave ports, respectively.
In Fig. 2, the input decoder decodes the AXI4 feedback signal
and generates various enable signals. For instance, n en is
generated once every slot which increments n by 1 using
update block as shown in Fig. 2. If the kth arm is selected
in the previous slot, then only Tk en is generated. Similarly,
Xk en is generated only if kth arm is chose and its reward
is 1.
B. QF Calculation
In each slot after the INIT phase, the algorithm calculates
the value of QF for each arm using the updated parameters,
X(k, n), T (k, n) and n. We map the QF calculation steps of
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Fig. 2. Architecture for initialization and parameter update block.
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Fig. 3. QF calculation for a single arm of KLUCB. Note that AXI dewrapper at the input, AXI wrapper at the output and AXI stream signals are omitted
for maintaining the clarity of the figure.
the modified KLUCB discussed in Algorithm 1 to the suitable
architecture shown in Fig. 3. Since the QF calculation is
identical for each arm and can be done in parallel without
any interdependence, we limit our discussion to a single arm.
The QF calculation needs three AXI4 stream inputs which
are pre-processed to get S1, S2, lid and uid using the Steps 4-6
in Algorithm 1. Note that all operations are performed using
the IPs with the AXI4 stream interface and for maintaining
the clarify of architecture, we have omitted the AXI4 signals
in Fig. 3. Furthermore, though reward, X(k, n), can have
only integer (1 and 0) values for Bernoulli distribution, the
architecture supports single-precision floating-point arithmetic
incurred in exponential and Poisson distributions.
After pre-processing, QF calculation needs β number of
sequential loops. Note that due to interdependence between
loops, these loops cannot be executed in parallel. For il-
lustration, we have shown the architecture depicting various
arithmetic operations and KL divergence (Eq. 6) calculation
in each iteration of the loop. Necessary care has been taken
to generate appropriate valid signals for each intermediate
outputs so that the arithmetic blocks are enabled only when
needed. Since only one iteration is active at a time, the same
hardware is re-utilized for all β iterations in KLUCB.
Using the reconfigurable and intelligent architecture dis-
cussed later in Section IV, the proposed architecture can switch
to a light-weight UCB algorithm after the initial learning pe-
riod. To highlight the need for such switch from a complexity
perspective, the difference in computational complexity of QF
calculations in two algorithms is highlighted in Fig. 3. It
can be observed that QF UCB is obtained by disabling all
iteration blocks of KLUCB along with logarithm, additional
and minimum number identification sub-blocks in the pre-
processing block (shown using the shaded pattern). Though
savings in power and latency is evident, we need embedded
intelligence and reconfigurability to auto-enable such switch.
C. Arm Selection
In each slot, a new arm with maximum QF value is selected
by comparing the updated QF values as shown in Eq. 4.
Corresponding architecture for K = 4 is shown in Fig. 4
where the output is In i.e. index of an arm having the highest
QF. Note that QF and arm selection blocks are bypassed in the
INIT phase. Using these three blocks, proposed reconfigurable
and intelligent architecture is presented in the next section.
IV. INTELLIGENT AND RECONFIGURABLE ARCHITECTURE
The proposed intelligent and reconfigurable architecture on
ZSoC consisting of ARM processor (processing system i.e.
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Fig. 4. Arm selection block to select the arm with highest QF (K = 4).
PS) and FPGA (programmable logic i.e. PL) is shown in
Fig. 5. PL contains three blocks (1-3) corresponding to three
tasks discussed in the previous section. The fourth task of
generating the feedback signal with appropriate reward is
realized in the ARM processor (PS) thereby making PS act
as an environment. The INIT and parameter update block in
PL can be integrated with the QF calculation block. However,
resultant architecture demands four AXI4 handshakes between
PS and PL in each slot which in turn incurs significantly
penalty due to K AXI write transactions compared to one
transaction for architecture in Fig. 5. Other realizations such
as 1) Only ARM, and 2) ARM+NEON Co-processor, are also
considered and please refer to Section V for details.
The proposed architecture is made reconfigurable via the
DPR property of ZSoC. Specifically, PS is responsible for
generating appropriate DPR signals for changing the number
of arms and types of algorithms, i.e., on-the-fly configuration
to UCB, UCB T, UCB V and KLUCB algorithm. To enable
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Fig. 5. Proposed DPR based intelligent and reconfigurable architecture for
MAB algorithm with tunable number of arms and type of algorithm.
4such reconfiguration, we have incorporated PS controlled DPR
via Processor Configuration Access Port (PCAP). For our
architecture in Fig. 5 with Kmax = 4, we have four reconfigu-
ration regions (RR), i.e. the region whose functionality can be
changed on-the-fly. Since, each region can be configured with
blank, UCB, UCB V, UCB T or KLUCB QF block, these five
partial bit-streams are stored in the main memory or SD card.
Via bare-metal application deployed on the ARM processor,
the desired bit-streams are sent to the FPGA for appropriate
RR configuration using the device configuration (DevC) direct
memory access (DMA).
Reconfiguration of the number of arms depends on the
environment and hence, can be user-controlled. Similarly, the
user can decide the type of algorithm at the beginning of
the experiment. The proposed architecture offers additional
intelligence to automatically switch between the algorithms
in an ongoing experiment to optimize latency and power
without compromising on performance. For example, KLUCB
is optimal because it reduces exploration by quick identifica-
tion of optimal arm compared to UCB. This means though
both KLUCB and UCB are asymptotically optimal, i.e. they
both can identify the optimal arm, KLUCB is better as it
identifies the optimal arm in fewer exploration than UCB.
Based on this observation, we embed additional intelligence in
our architecture to deploy KLUCB in the initial slots and on-
the-fly automatic switch to light-weight UCB after an initial
learning period. As shown in Fig. 3, we obtain Qu(k, n) as
well as Qkl(k, n) simultaneously. These two values are then
compared in arm selector block to see whether both leads
to the selection of the same arm. Based on this comparison,
Cn is generated which is 1 when the same arm is selected
else 0. The intelligence unit in the ARM processor regularly
checks Cn over a suitably chosen window period and enable
a switch to UCB if Cn is observed 1 for the majority of times
in the window period (indicating completion of the KLUCB
exploration).
In Fig. 6, we demonstrate the functioning of the proposed
architecture. As shown, the user can add a new arm or remove
the arm by choosing the appropriate option. When a user runs
a new experiment with 3 machines, it can be observed that
the switch between KLUCB to UCB happens at slot number
1526 and arm 3 with the highest reward is chosen maximum
number of times. Next, the user adds new arm on-the-fly via
DPR and in an experiment with four arms, algorithm needs
more time for exploration which means KLUCB to UCB
switch is delayed till slot 1809. As expected, arm 4 is chosen
highest number of times. Please refer to [6], [7] containing a
supplementary tutorial explaining detailed block design, DPR
steps, and source codes.
V. PERFORMANCE AND COMPLEXITY ANALYSIS
To begin with, we compare the reward performance
of the modified KLUCB in Algorithm 1 (referred to as
Fig. 6. Snapshot of the baremetal application running on ARM depicting
functionality of the proposed intelligent and reconfigurable architecture.
KLUCB+UCB) with β = 16, KLUCB [4] and UCB [1]
algorithms realized on ZSoC. We consider K = 4 arms with
a horizon consisting of N = 10000 slots. The arms offer
Bernoulli rewards with two different sets of mean distributions:
1) µ1 = {0.2, 0.4, 0.6, 0.8} and µ2 = {0.51, 0.52, 0.53, 0.54}.
For easier analysis, the last arm has been chosen as the best
arm i.e. arm with the highest reward. The average reward per
slot for µ1 and µ2 is 0.54 and 0.8, respectively and this hap-
pens when the algorithm consistently selects the fourth arm.
However, algorithms need exploration to learn arm distribution
before converging to ideal average reward as shown in Fig. 7.
As expected, optimization-based KLUCB offers the highest
reward while proposed KLUCB+UCB (modified KLUCB with
an intelligent switch to UCB after exploration) closely matches
with the KLUCB and significantly outperforms UCB.
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Fig. 7. Average reward of UCB, optimization based KLUCB and integrated
modified KLUCB (Algorithm 1) and UCB algorithm for (a) µ1, and (b) µ2.
The horizontal dotted line indicates ideal reward.
Next, we compare the resource utilization of various ar-
chitectures in Table I. First, we consider two architectures for
modified KLUCB discussed in Algorithm 1: 1) Reconfigurable
via DPR, and 2) Velcro (conventional) approach. In the Velcro
approach, all arms and hence, all QF calculation blocks are
active at all times while the proposed reconfigurable archi-
tecture allows dynamic activation and deactivation of each
arm. Note that none of these algorithms have been mapped
to architectures yet in the literature. As shown in Row 1
and 2 of Table I, a reconfigurable approach offers lower
resource utilization and power consumption except for a small
increase in LUT when K = Kmax. Similarly, we consider two
more architectures for the proposed KLUCB+UCB algorithm
TABLE I
COMPARISON OF RESOURCE UTILIZATION AND POWER CONSUMPTION
Row Architectures with Kmax = 4
Slice LUT usage Slice DSP48 usage Slice FF usage Dynamic Power
K=2 K=3 K=4 K=2 K=3 K=4 K=2 K=3 K=4 K=2 K=3 K=4
1 Reconfigurable Modified KLUCB 23958 37287 50616 80 120 160 6089 10500 14911 1.608 1.647 1.696
2 Conventional Modified KLUCB 49980 49980 49980 160 160 160 14911 14911 14911 1.697 1.697 1.697
3 Reconfigurable Modified KLUCB+UCB 30175 45122 60069 92 138 184 6718 11233 18748 1.639 1.723 1.807
4 Conventional Modified KLUCB+UCB 59433 59433 59433 184 184 184 18748 18748 18748 1.807 1.807 1.807
5 Reconfigurable Modified KLUCB+X 31511 47124 62737 108 162 216 10806 15865 20924 1.648 1.737 1.826
6 Conventional Modified KLUCB+X 62101 62101 62101 216 216 216 20924 20924 20924 1.826 1.826 1.826
7 Only ARM based implementation None. Only a single processor core used. 1.567 1.567 1.567
5where embedded intelligence enables the automatic switch
from KLUCB to UCB. Corresponding results are given in Row
3 and 4 of Table I. In addition, two more architectures for the
proposed KLUCB+X approach are considered where X stands
for any one of the UCB extensions such as UCB, UCB V, and
UCB T. Such architecture allows on-the-fly reconfiguration at
the number of arms, type of algorithm as well as switching
between the algorithms.
All versions of the proposed reconfigurable architectures
(Rows 2, 4, 6 in Table I) offer lower resource utilization and
power consumption. Furthermore, when Kmax = 4 and K =
2, the proposed approach consumes only 1.648W compared to
1.826W in the Velcro approach thereby offering around 5-10%
power saving for small-to-medium (K/Kmax) ratio. Also, if
we replace algorithm X in row 5 and 6 with more complex
algorithms such as Bayesian UCB or TS or KLUCB extension
or when the number of arms is large, i.e. Kmax > 20,
there will be further improvement in these savings due to
proposed reconfigurable approach. In Row 7, we consider
only the ARM-based realization of the algorithm. Though
its power consumption is around 1.567W and lowest due to
hard processor, it has poor latency and hence, throughput as
discussed next.
In Table II, we compare the execution time of various algo-
rithms on three platforms: 1) Complex ZSoC (ARM + FPGA)
as shown in Fig. 5, 2) Only ARM, 3) ARM+NEON Co-
processor. The execution time on the ARM is highest followed
by the ARM+NEON platform while ZSoC offers the best per-
formance validating the proposed hardware-software co-design
approach. Between KLUCB and KLUCB+UCB approach, the
latter offers more than 88% reduction in execution time over
the former. Thus, the proposed KLUCB+UCB approach offers
lower execution time (Table II) without compromising on
reward performance (Fig. 7). In wireless applications, MAB
algorithms are realized in upper layers (MAC/Network) i.e.
in ARM or other processors while the PHY is present in the
SoC [5], [8]. The proposed architecture enables the shifting
of the MAB algorithms from MAC to PHY layers along with
an embedded intelligence unit that offers an accelerator factor
ranging 50-100. Based on the results, we can say that the
acceleration factor increases with the increase in K.
TABLE II
COMPARISON OF EXECUTION TIME EXPRESSED IN MICROSECONDS (µS)
ZSoC
(in us)
PS (ARM)
(in us)
PS (ARM + NEON)
(in us)
K = 2 K = 3 K = 4 K = 2 K = 3 K = 4
UCB 792 7210 10820 15520 4170 6262 8349
UCB T 2773 18650 28970 37370 13109 19633 26187
UCB V 2760 17670 27290 34910 12673 19010 25361
KL UCB 30414 201458 302179 402900 164490 242163 331968
KL UCB + UCB 3756 26635 39956 54258 20202 29852 40711
KL UCB + UCB T 5531 46071 69951 92200 35816 53012 72054
KL UCB + UCB V 6078 39725 60277 79069 30891 45788 62154
Next, we highlight the effect of β on the performance of
the KLUCB algorithm. As shown in Table III, as the value
of β increases, the execution time increases due to sequential
iterations in Algorithm 1. However, the rate of increases is
substantially low in the proposed hardware-software co-design
approach. In addition, we can see that the reward improves
with β and thus, the appropriate value of β should be chosen
to meet the desired trade-off between execution time and
performance. In terms of learning performance, we observed
that the error between actual and learned statistics decreases
with an increase in β.
We also analyze the usefulness of the proposed architecture
in for cognitive ad-hoc wireless networks where radio user
TABLE III
EXECUTION TIME VS. REWARD TRADE-OFF FOR DIFFERENT β VALUES
ZSoC
(Time in us, [µ1 Reward, µ2 Reward])
PS (ARM)
(Time in us, [µ1 Reward, µ2 Reward])
ARM + NEON Only ARM
β = 4 11700, [7718, 5330] 101288, [7871, 5112] 129592, [7701, 5294]
β = 8 18100, [7774, 5112] 169824, [7745, 5111] 220122, [7771, 5281]
β = 12 24500, [7856, 5411] 242468, [7912, 5311] 310345, [7832, 5304]
β = 16 30414, [8102, 5387] 331922, [8127, 5421] 402900, [8106, 5430]
aims to select the optimum channel for throughput maxi-
mization [5]. Here, throughput refers to the number of bits
transmitted per second (bps). We assume K = 4, N = 10000
and consider two different types of channels with statistics,
µ, randomly generated. As shown in Table IV, proposed
ZSoC based architecture offers a higher number of transmis-
sion of data bits as well as throughput than ARM+NEON
based architecture. Another interesting observation is that
KLUCB leads to the transmission of a higher number of bits
but the proposed KLUCB+UCB offers significantly higher
throughput due to lower execution time. For applications
where FPGA is not available, the throughput of ARM+NEON
based KLUCB+UCB realization is closed to that of ZSoC
based KLUCB and at least 10 times higher than ARM-based
KLUCB. We may be able to achieve further improvement in
throughput if we select an appropriate UCB algorithm (UCB,
UCB V or UCB T). Embedding such intelligence to select an
algorithm is a challenging problem and focus of future work.
TABLE IV
THROUGHPUT COMPARISON FOR COGNITIVE AD-HOC NETWORKS
Algorithm Data (Kbits) Throughput (Mbps)
µ1 µ2 µ1 µ2
KLUCB ZSoC 458.18 309.65 15.10 10.20ARM+NEON 457.81 310.01 1.4 0.93
KLUCB+UCB ZSoC 453.43 295.54 120.7 88.2ARM+NEON 452.21 300.87 11.1 7.4
VI. CONCLUSIONS AND FUTURE DIRECTIONS
A novel intelligent, reconfigurable, fast and computationally
efficient architecture for KullbackLeibler based Upper Confi-
dence Bound (KLUCB) algorithm is presented in this paper.
The performance analysis based on average reward, execu-
tion time, resource utilization and throughput highlights the
advantages of the proposed architecture and its suitability for
applications such as intelligent radio based wireless networks.
Building on this state-of-the-art platform, future work will
focus on open research problems such as intelligence to select
the algorithm as well as optimal adaption strategy in dynamic
and uncertain environment.
REFERENCES
[1] A. Slivkins, “Introduction to Multi-Armed Bandits,” Foundations and
Trends in Machine Learning, vol. 12, no. 1, pp. 1-286, 2019.
[2] T. Lattimore, and C. Szepesvri, “Bandit Algorithms,” Cambridge,
U.K.: , Cambridge Univ. Press, 2018.[Online]. Available:
http://downloads.torlattimore.com/book.pdf.
[3] D. Bouneffouf and I. Rish, “A Survey on Practical Applica-
tions of Multi-Armed and Contextual Bandits ,” in IJCAI Sur-
vey, https://arxiv.org/abs/1904.10040, Apr. 2019.
[4] A. Garivier and O. Capp, ”The KL-UCB Algorithm for Bounded Stochas-
tic Bandits and Beyond,” 24th Annual Conference on Learning Theory,
pp. 359-376, 2011.
[5] S. J. Darak and M. Hanawal, “Multi-player Multi-armed Bandits for
Stable Allocation in Heterogeneous Ad-Hoc Networks,” in IEEE JSAC
Special Issue on Machine Learning in Wireless Communications, vol.37,
no. 10, pp. 2350-2363, Oct. 2019.
[6] Github Link for the tutorial and source codes: https://github.com/Sai-
Santosh-99/PR UCB
[7] S. V. Sai Santosh and S. J. Darak, “Intelligent and Reconfigurable
Architecture for KL Divergence Based Online Machine Learning Algo-
rithm,” available at https://arxiv.org, Feb. 2020.
Tutorial: Reconfigurable and Low Complexity 
Architecture for UCB Algorithms 
Authors: S. V. Sai Santosh and Dr. Sumit J. Darak, IIIT Delhi 
{siripurapu17197, sumit}@iiitd.ac.in 
Introduction 
In this lab, you will use Vivado IPI and Software Development Kit to create a reconfigurable peripheral 
using ARM Cortex-A9 processor system on Zynq. You will use Vivado IPI to create a top-level design, 
which includes the Zynq processor system as a sub-module. During the PR flow, you will define four 
Reconfigurable Partitions having three Reconfigurable Modules (UCB_V, UCB and UCB_tuned). You will 
create multiple Configurations and run the Partial Reconfiguration implementation flow to generate full 
and partial bitstreams.  You will use ZC706 to verify the design in hardware using a SD card to initially 
configure the FPGA, and then partially reconfigure the device using the PCAP under user software 
control. 
Github Link: https://github.com/Sai-Santosh-99/PR_UCB 
Design Description 
The purpose of this lab exercise is to implement a design that can be dynamically reconfigurable using 
PCAP resource and PS sub-system.  The system consists of four peripheral (arms), having three unique 
function calculation capabilities (UCB_V, UCB and UCB_tuned). Then, the output (Quality-factor) of these 
machines goes into a Comparator IP which selects the machine with the largest Q-factor value. The user 
verifies the functionality using a user application.  The dynamic modules are reconfigured using the PCAP 
resource available through Device Configuration block. The design is shown in Figure 1. 
 
 
Figure 1. The design 
 
The Sources directory provides the machine cores, source file for UCB_V, UCB and UCB_tuned, the 
software application (C code TestApp.c), and a place holder for the floorplan constraints (floorPlan.xdc). 
The Synth and its sub-directories structure will hold the synthesized checkpoints, the Implement and its 
sub-directories will hold the implemented configurations, the Checkpoint will hold the static, and the two 
configuration checkpoints, and the Bitstreams directory will hold the generated full and partial bitstreams. 
In the home directory, there are several Tcl scripts which will perform several tasks including the 
processor system creation and the bottom-up synthesis of the reconfigurable modules.    
Procedure 
This lab is separated into steps that consist of general overview statements that provide information on 
the detailed instructions that follow. Follow these detailed instructions to progress through the lab. 
General Flow for this Lab 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
Generate DCPs for the Static Design and RM Modules Step 1 
1-1. Start Vivado and execute the provided Tcl script to create the design check 
point for the static design having one RP. 
1-1-1. Open Vivado by selecting Start > All Programs > Xilinx Design Tools > Vivado 2018.2 > 
Vivado 2018.2 
1-1-2. In the Tcl Shell window enter the following command to change to the lab directory and hit Enter. 
cd c:/Summer/Tutorial 
1-1-3. Generate the PS design executing the provided Tcl script. 
source blockDesign.tcl 
This script will create the block design called system, instantiate ZYNQ PS with SD 0 and UART 
1 interfaces enabled. It will also enable the GP0 interface along with FCLK0 and RESET0_N 
ports. The provided machines IP, PR decoupler and the Comparator will also be instantiated. It 
will then create a top-level wrapper file called system_wrapper.v which instantiates the system.bd 
(the block design). 
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Step 11:  
Test the Design 
 
 
 
 Figure 2. The system block design 
1-1-4. Select the Address Editor tab. Expand Data. Expand Unmapped Slaves, if any, and right-click 
and select Assign Address. 
1-1-5. Select Tools > Validate Design. 
1-1-6. Select File > Save Block Design. 
1-2. Synthesize the design to generate the dcp for the static logic of the design. 
1-2-1. Click Run Synthesis under the Synthesis group in the Flow Navigator to run the synthesis 
process. 
Wait for the synthesis to complete.  When done click Cancel. 
1-2-2. Using the windows explorer, copy the system_wrapper.dcp file from tutorial\tutorial.runs\synth_1 
into the Synth\Static directory under the current lab directory. 
1-2-3. Copy design checkpoints for the auto_pc, machine_arms, comparator, pr_decoupler_0, xbar_0, 
rst_ps7_0_20M, and processing_system7_0 instances to Synth\Static to sit alongside 
system_wrapper.dcp 
1-2-4. Close the project by typing the close_project command in the Tcl console or selecting File > 
Close Project. 
1-3. Since we have RMs in HDL format, we need to synthesize them and 
generate the dcp for each of the RMs.  The generated dcps should be 
stored in appropriate directories so they can be accessed correctly; 
particularly, the dcp files for RM must be in separate directories as their 
dcp file names will be same for a given RP.   
1-3-1. The HDL files for all the algorithms corresponding to each have been provided. Synthesize each 
each RM by creating a separate Vivado project. For the algorithm, synthesize the KL_UCB IP as 
kl_ucb, synthesize the UCB_V IP as q_variance, synthesize the UCB_T IP as q_tuned, and 
synthesize the UCB IP as Q_function. You can also see these IPs instantiated in the given HDL 
files. 
1-3-2. Synthesize each of the RMs and write the design checkpoint (dcp) in the respective destination 
folder under the Synth directory. After each RM’s dcp is generated, close the design.  
1-3-3. At this point the directory content will look like shown below. Here, UCB_1 denotes that this dcp 
corresponds to the UCB algorithm for the first machine. You just need to synthesize each 
algorithm for each machine separately and add the corresponding .dcp files to the respective 
folders. 
 
Figure 7. Synth directory hierarchy and content 
 
Load Static and one RM for the RP in Vivado Step 2 
Since all required netlist files (dcp) for the design are now available, you 
will use Vivado to floorplan the design, define Reconfigurable Partitions, 
add Reconfigurable Modules, run the implementation tools, and generate 
the full and partial bitstreams.   
2-1. In this step you will load the static and one RM designs for the RP. 
2-1-1. In the Tcl Shell window enter the following command to change to the lab directory and hit Enter. 
cd c:/Summer/Tutorial 
2-1-2. Execute the following Tcl script to load the static design checkpoint.  
source load_design_checkpoints.tcl  
The script will do the following: 
• Load the static design using the open_checkpoint command. 
open_checkpoint Synth/Static/system_wrapper.dcp 
• Load the IP checkpoint for the Processing System by using the read_checkpoint 
command. 
read_checkpoint -cell system_i/processing_system7_0 
Synth/Static/system_processing_system7_0_0.dcp  
• Load the IP checkpoint for the machines by using the read_checkpoint command. 
read_checkpoint -cell system_i/machine 
Synth/Static/system_machine_arms_0_0.dcp  
• Load the IP checkpoint for the decoupler by using the read_checkpoint command. 
read_checkpoint -cell system_i/pr_decoupler_0 
Synth/Static/system_pr_decoupler_0_0.dcp  
• Load the IP checkpoint for the Processing Reset by using the read_checkpoint 
command. 
read_checkpoint -cell system_i/rst_ps7_0_100M 
Synth/Static/system_rst_ps7_0_20M_0.dcp  
• Load the IP checkpoint for the auto pc by using the read_checkpoint command. 
read_checkpoint -cell 
system_i/ps7_0_axi_periph/s00_couplers/auto_pc 
Synth/Static/system_auto_pc_0.dcp  
• Load the IP checkpoint for the Comparator by using the read_checkpoint command. 
read_checkpoint -cell system_i/Compare 
Synth/Static/system_comparator_0_0.dcp 
• Load the IP checkpoint for the system bus xbar by using the read_checkpoint command. 
read_checkpoint -cell system_i/ps7_0_axi_periph/xbar 
Synth/Static/system_xbar_0.dcp 
2-1-3. Load one RM (UCB) for the RP by using the read_checkpoint command. 
read_checkpoint -cell 
system_i/machine/inst/machine_arms_v1_0_S00_AXI_inst/u1 
Synth/UCB_1/ucb_synth.dcp 
read_checkpoint -cell 
system_i/machine/inst/machine_arms_v1_0_S00_AXI_inst/u2 
Synth/UCB_2/ucb_synth.dcp 
read_checkpoint -cell 
system_i/machine/inst/machine_arms_v1_0_S00_AXI_inst/u3 
Synth/UCB_3/ucb_synth.dcp 
read_checkpoint -cell 
system_i/machine/inst/machine_arms_v1_0_S00_AXI_inst/u4 
Synth/UCB_4/ucb_synth.dcp 
You can now see the design structure in the Netlist pane with an RM for the u1, u2, u3 and u4 
module loaded.  
 Figure 9. Static design with RM loaded 
2-1-4. Select the u1, u2 u3 and u4 instances one-by-one and then select the Properties tab in the Cell 
Properties window. Note that the IS_BLACKBOX checkbox is not checked since a RM design is 
loaded. 
Define Reconfigurable Properties on each RM Step 3 
3-1. In this design you have one Reconfigurable Partition having two RMs. 
Define the reconfigurable properties to the loaded RM. 
3-1-1. Define each of the loaded RMs (submodules) as partially reconfigurable by setting the 
HD.RECONFIGURABLE property using the following commands. 
set_property HD.RECONFIGURABLE 1 [get_cells 
system_i/machine/inst/machine_arms_v1_0_S00_AXI_inst/u1] 
set_property HD.RECONFIGURABLE 1 [get_cells 
system_i/machine/inst/machine_arms_v1_0_S00_AXI_inst/u2] 
set_property HD.RECONFIGURABLE 1 [get_cells 
system_i/machine/inst/machine_arms_v1_0_S00_AXI_inst/u3] 
set_property HD.RECONFIGURABLE 1 [get_cells 
system_i/machine/inst/machine_arms_v1_0_S00_AXI_inst/u4] 
This is the point at which the Partial Reconfiguration license is checked.  
3-1-2. Select the u1, u2, u3 and u4 instance and notice that the DONT_TOUCH checkbox is 
selected in the Cell Properties window. 
Define the Reconfigurable Partition Region  
3-2. Next you must floorplan the RP region.  Depending on the type and amount 
of resources used by all the RMs for the given RP, the RP region must be 
appropriately defined so it can accommodate any RM variant. 
3-2-1. You execute the following command to define the region for each RP, perform the DRC. 
read_xdc floorplan.xdc 
Create and Implement First Configuration  
4-1. Create and implement the first Configuration. 
4-1-1. Execute the following command to implement the first configuration, the UCB variant. 
source create_first_configuration.tcl 
The script will do the following tasks: 
• The script will optimize, place and route the design by executing the following commands. 
opt_design  
place_design  
route_design 
• Save the full design checkpoint.  
write_checkpoint -force Implement/UCB/top_route_design.dcp 
At this point, a fully implemented partial reconfiguration design from which full and partial 
bitstreams can be generated is ready. The static portion of this configuration must be 
used for all subsequent configurations, and to isolate the static design, the current 
reconfigurable module must be removed. 
4-2. After the first configuration is created, the static logic implementation will 
be reused for the rest of the configurations.  So it should be saved. But 
before you save it, the loaded RM should be removed. 
4-2-1. Execute the following command to update the design with the blackbox and write the checkpoint. 
source lock_placement_with_blackbox.tcl  
The script will do the following tasks: 
• Clear out the existing RMs executing the following commands.  
update_design -cell 
system_i/machine/inst/machine_arms_v1_0_S00_AXI_inst/u1 -
black_box 
update_design -cell 
system_i/machine/inst/machine_arms_v1_0_S00_AXI_inst/u2 -
black_box 
update_design -cell 
system_i/machine/inst/machine_arms_v1_0_S00_AXI_inst/u3 -
black_box 
update_design -cell 
system_i/machine/inst/machine_arms_v1_0_S00_AXI_inst/u4 -
black_box 
Issuing this command will result in design changes including, the number of Fully Routed 
nets (green) decreased, the number of Partially Routed nets (yellow) has increased, and 
rp_instance may appear in the Netlist view as empty.  
• Lock down all placement and routing by executing the following command.  
lock_design -level routing  
Because no cell was identified in the lock_design command, the entire design in 
memory (currently consisting of the static design with black boxes) is affected.  
• Write out the remaining static-only checkpoint by executing the following command.  
write_checkpoint -force Checkpoint/static_route_design.dcp  
This static-only checkpoint would be used for any future configuration, but here, you 
simply keep this design open in memory. 
 
Create Other Configurations  
5-1. Read next set of RM dcp, create and implement the second configuration. 
5-1-1. Execute the following command to create and implement the second configuration, the UCB_T 
variant. 
source create_second_configuration.tcl 
The script will do the following tasks: 
• First, it will open the blanking configuration using the tcl command: 
open_checkpoint Checkpoint/static_route_design 
• With the locked static design open in memory, read in post-synthesis checkpoint for the 
second reconfigurable module.  
read_checkpoint -cell 
system_i/machine1/inst/machine1_blank_v1_0_S00_AXI_inst/u1 
Synth/TUNED_1/ucb_synth.dcp 
read_checkpoint -cell 
system_i/machine2/inst/machine2_blank_v1_0_S00_AXI_inst/u1 
Synth/TUNED_2/ucb_synth.dcp 
read_checkpoint -cell 
system_i/machine3/inst/machine3_blank_v1_0_S00_AXI_inst/u1 
Synth/TUNED_3/ucb_synth.dcp 
read_checkpoint -cell 
system_i/machine4/inst/machine4_blank_v1_0_S00_AXI_inst/u1 
Synth/TUNED_4/ucb_synth.dcp 
Optimize, place and route the design by executing the following commands. 
opt_design  
place_design  
route_design 
• Save the full design checkpoint. 
write_checkpoint -force Implement/TUNED/top_route_design.dcp 
• Close the project 
close_project 
 
Create Other Configurations  
6-1. Read next set of RM dcp, create and implement the third configuration. 
6-1-1. Execute the following command to create and implement the third configuration, the UCB_V 
variant. 
source create_third_configuration.tcl 
The script will do the following tasks: 
• First, it will open the blanking configuration using the tcl command: 
open_checkpoint Checkpoint/static_route_design 
• With the locked static design open in memory, read in post-synthesis checkpoint for the 
second reconfigurable module.  
read_checkpoint -cell 
system_i/machine1/inst/machine1_blank_v1_0_S00_AXI_inst/u1 
Synth/UCBV_1/ucb_synth.dcp 
read_checkpoint -cell 
system_i/machine2/inst/machine2_blank_v1_0_S00_AXI_inst/u1 
Synth/UCBV_2/ucb_synth.dcp 
read_checkpoint -cell 
system_i/machine3/inst/machine3_blank_v1_0_S00_AXI_inst/u1 
Synth/UCBV_3/ucb_synth.dcp 
read_checkpoint -cell 
system_i/machine4/inst/machine4_blank_v1_0_S00_AXI_inst/u1 
Synth/UCBV_4/ucb_synth.dcp 
Optimize, place and route the design by executing the following commands. 
opt_design  
place_design  
route_design 
• Save the full design checkpoint. 
write_checkpoint -force Implement/UCBV/top_route_design.dcp 
 
• Close the project 
close_project 
 
Create Other Configurations  
7-1. Read next set of RM dcp, create and implement the second configuration. 
7-1-1. Execute the following command to create and implement the second configuration, the UCB_T 
variant. 
source create_fourth_configuration.tcl 
The script will do the following tasks: 
• First, it will open the blanking configuration using the tcl command: 
open_checkpoint Checkpoint/static_route_design 
• With the locked static design open in memory, read in post-synthesis checkpoint for the 
second reconfigurable module.  
read_checkpoint -cell 
system_i/machine1/inst/machine1_blank_v1_0_S00_AXI_inst/u1 
Synth/KL_1/ucb_synth.dcp 
read_checkpoint -cell 
system_i/machine2/inst/machine2_blank_v1_0_S00_AXI_inst/u1 
Synth/KL_2/ucb_synth.dcp 
read_checkpoint -cell 
system_i/machine3/inst/machine3_blank_v1_0_S00_AXI_inst/u1 
Synth/KL_3/ucb_synth.dcp 
read_checkpoint -cell 
system_i/machine4/inst/machine4_blank_v1_0_S00_AXI_inst/u1 
Synth/KL_4/ucb_synth.dcp 
Optimize, place and route the design by executing the following commands. 
opt_design  
place_design  
route_design 
• Save the full design checkpoint. 
write_checkpoint -force Implement/KL/top_route_design.dcp 
• Close the project 
close_project 
 
7-2. Create the blanking configuration. 
7-2-1. Execute the following command to create and implement the second configuration 
source create_blanking_configuration.tcl 
The script will do the following tasks: 
• Open the static route checkpoint.  
open_checkpoint Checkpoint/static_route_design.dcp 
• For creating the blanking configuration, use the update_design -buffer_ports 
command to insert LUTs tied to constants to ensure the outputs of the reconfigurable 
partition are not left floating. 
update_design -buffer_ports -cell 
system_i/machine/inst/machine_arms_v1_0_S00_AXI_inst/u1 
update_design -buffer_ports -cell 
system_i/machine/inst/machine_arms_v1_0_S00_AXI_inst/u2  
update_design -buffer_ports -cell 
system_i/machine/inst/machine_arms_v1_0_S00_AXI_inst/u3 
update_design -buffer_ports -cell 
system_i/machine/inst/machine_arms_v1_0_S00_AXI_inst/u4 
• Now place and route the design.  There is no need to optimize the design. 
place_design 
route_design 
The base (or blanking) configuration bitstream, when we generate in the next section, will 
have no logic for either reconfigurable partition, simply outputs driven by ground.  Outputs 
can be tied to VCC if desired, using the HD.PARTPIN_TIEOFF property. 
• Save the checkpoint in the BLANK directory. 
write_checkpoint -force Implement/BLANK/top_route_design.dcp 
 
• Close the project 
Close_project 
Run PR_Verify  
8-1. You must ensure that the static implementation, including interfaces to 
reconfigurable regions, is consistent across all Configurations.  To verify 
this, you run the PR_Verify utility 
8-1-1. Run the pr_verify command from the Tcl Console.  
source verify_configurations.tcl 
The script will perform the following tasks: 
 
• Execute the pr_verify command and then close the project: 
pr_verify -initial Implement/TUNED/top_route_design.dcp -
additional {Implement/BLANK/top_route_design.dcp 
Implement/UCB/top_route_design.dcp 
Implement/UCBV/top_route_design.dcp} 
You should see the message indicating the TUNED configuration is compatible with BLANK, and 
the TUNED configuration is compatible with UCB & TUNED configuration is compatible with UCBV. 
• Execute the following command to close the project. 
close_project 
Generate Bit Files  
9-1. After all the Configurations have been validated by PR_Verify, full and 
partial bit files must be generated for the entire project 
9-1-1. Generate the full configurations and partial bitstreams by executing the following tcl script. 
source generate_bitstreams.tcl 
9-1-2. The script will do the following tasks: 
• Read the first configuration in the memory, using the command: 
open_checkpoint Implement/UCB/top_route_design.dcp 
• Generate the full and partial bitstreams for this design.  
write_bitstream -file Bitstreams/UCB.bit  
write_cfgmem -format BIN -interface SMAPx32 -disablebitswap -
loadbit "up 0 Bitstreams/UCB_pblock_machine1_partial.bit" 
Bitstreams/UCB_1.bin 
write_cfgmem -format BIN -interface SMAPx32 -disablebitswap -
loadbit "up 0 Bitstreams/UCB_pblock_machine2_partial.bit" 
Bitstreams/UCB_2.bin 
write_cfgmem -format BIN -interface SMAPx32 -disablebitswap -
loadbit "up 0 Bitstreams/UCB_pblock_machine3_partial.bit" 
Bitstreams/UCB_3.bin 
write_cfgmem -format BIN -interface SMAPx32 -disablebitswap -
loadbit "up 0 Bitstreams/UCB_pblock_machine4_partial.bit" 
Bitstreams/UCB_4.bin 
close_project  
Notice the five bitstreams will be created. 
• Generate full and partial bitstreams for the second configuration.  
write_cfgmem -format BIN -interface SMAPx32 -disablebitswap -
loadbit "up 0 Bitstreams/UCBV_pblock_machine1_partial.bit" 
Bitstreams/UCBV_1.bin 
write_cfgmem -format BIN -interface SMAPx32 -disablebitswap -
loadbit "up 0 Bitstreams/UCBV_pblock_machine2_partial.bit" 
Bitstreams/UCBV_2.bin 
write_cfgmem -format BIN -interface SMAPx32 -disablebitswap -
loadbit "up 0 Bitstreams/UCBV_pblock_machine3_partial.bit" 
Bitstreams/UCBV_3.bin 
write_cfgmem -format BIN -interface SMAPx32 -disablebitswap -
loadbit "up 0 Bitstreams/UCBV_pblock_machine4_partial.bit" 
Bitstreams/UCBV_4.bin  
close_project  
The five files will be created.  
• Generate a full bitstream with black boxes, plus blanking bitstreams for the reconfigurable 
modules. Blanking bitstreams can be used to “erase” an existing configuration to reduce 
power consumption.  
write_bitstream -file Bitstreams/BLANK.bit  
write_cfgmem -format BIN -interface SMAPx32 -disablebitswap -
loadbit "up 0 Bitstreams/BLANK_pblock_machine1_partial.bit" 
Bitstreams/BLANK_1.bin 
write_cfgmem -format BIN -interface SMAPx32 -disablebitswap -
loadbit "up 0 Bitstreams/BLANK_pblock_machine2_partial.bit" 
Bitstreams/BLANK_2.bin 
write_cfgmem -format BIN -interface SMAPx32 -disablebitswap -
loadbit "up 0 Bitstreams/BLANK_pblock_machine3_partial.bit" 
Bitstreams/BLANK_3.bin 
write_cfgmem -format BIN -interface SMAPx32 -disablebitswap -
loadbit "up 0 Bitstreams/BLANK_pblock_machine4_partial.bit" 
Bitstreams/BLANK_4.bin  
close_project  
• Generate full and partial bitstreams for the third configuration.  
write_bitstream -file Bitstreams/TUNED.bit  
write_cfgmem -format BIN -interface SMAPx32 -disablebitswap -
loadbit "up 0 Bitstreams/TUNED_pblock_machine1_partial.bit" 
Bitstreams/TUNED_1.bin 
write_cfgmem -format BIN -interface SMAPx32 -disablebitswap -
loadbit "up 0 Bitstreams/TUNED_pblock_machine2_partial.bit" 
Bitstreams/TUNED_2.bin 
write_cfgmem -format BIN -interface SMAPx32 -disablebitswap -
loadbit "up 0 Bitstreams/TUNED_pblock_machine3_partial.bit" 
Bitstreams/TUNED_3.bin 
write_cfgmem -format BIN -interface SMAPx32 -disablebitswap -
loadbit "up 0 Bitstreams/TUNED_pblock_machine4_partial.bit" 
Bitstreams/TUNED_4.bin 
close_project  
The five files will be created. 
 
 
 
About the C code  
 
• This function is used for moving the partial binaries from the SD Card to the 
DDR memory. 
 
int SD_TransferPartial(char *FileName, u32 DestinationAddress, u32 ByteLength) 
{ 
 FIL fil; 
 FRESULT rc; 
 UINT br; 
 
 rc = f_open(&fil, FileName, FA_READ); 
 if (rc) { 
  xil_printf(" ERROR : f_open returned %d\r\n", rc); 
  return XST_FAILURE; 
 } 
 
 rc = f_lseek(&fil, 0); 
 if (rc) { 
  xil_printf(" ERROR : f_lseek returned %d\r\n", rc); 
  return XST_FAILURE; 
 } 
 
 rc = f_read(&fil, (void*) DestinationAddress, ByteLength, &br); 
 if (rc) { 
  xil_printf(" ERROR : f_read returned %d\r\n", rc); 
  return XST_FAILURE; 
 } 
 
 rc = f_close(&fil); 
 if (rc) { 
  xil_printf(" ERROR : f_close returned %d\r\n", rc); 
  return XST_FAILURE; 
 } 
 
 return XST_SUCCESS; 
} 
• This function is used to initialize the SD controller. 
 
int SD_Init() 
{ 
 FRESULT rc; 
 
 rc = f_mount(&fatfs, "", 0); 
 if (rc) { 
  xil_printf(" ERROR : f_mount returned %d\r\n", rc); 
  return XST_FAILURE; 
 } 
 
 return XST_SUCCESS; 
} 
• Below, we have defined the function to write the data to our arms. 
 
#define mWriteReg(BaseAddress, RegOffset, Data) \ 
   Xil_Out32((BaseAddress) + (RegOffset), (u32)(Data)) 
 
• Below, we have defined the function to read the data from the comparator. 
 
 
#define mReadReg(BaseAddress, RegOffset) \ 
    Xil_In32((BaseAddress) + (RegOffset)) 
 
 
• Below is the pseudocode for the Multi-Armed Bandit algorithm on FPGA.  
 
 
algo() 
{ 
 
 for n times { 
   
• Generate a random data value. 
 
• Read the output from the Comparator 
  
• If Comparator says Machine i is better-  
 
 
1. CHECK THE REWARD. 
 
2. INCREMENT X(i) if REWARD=1, else don’t. 
 
3. INCREMENT T(i) as the Machine i was selected. 
 
4. WRITE THE CORRESPONDINT DATA TO THE FPGA CONVEYING THE                                            
MACHINE SELECTED AND ITS REWARD. 
 
 }  
 
}                                                                                           
Generate the Software Application Step 10 
10-1. Open the PS design that was created in Step 1. Export the hardware design 
and launch SDK. 
10-1-1. Click on the Open Project link, browse to c:/Summer/Tutorial/tutorial, select the tutorial.xpr and 
click OK to open the design created in Step 1.  
10-1-2. Select File > Export > Export Hardware… 
10-1-3. In the Export Hardware form, do not check the Include bitstream checkbox and click OK. 
10-1-4. Select File > Launch SDK 
10-1-5. Click OK to launch SDK. 
The SDK program will open. Close the Welcome tab if it opens. 
10-2. Create a Board Support Package enabling generic FAT file system library. 
10-2-1. In SDK, select File > New > Board Support Package.  
10-2-2. Click Finish with the default settings (with standalone operating system). 
This will open the Software Platform Settings form showing the OS and libraries selections. 
10-2-3. Select xilffs as the FAT file support is necessary to read the partial bit files. 
 
Figure 13. Selecting the xilffs library support 
10-2-4. Click OK to accept the settings and create the BSP. 
10-3. Create an application. 
10-3-1. Select File > New > Application Project.  
10-3-2. Enter TestApp as the Project Name, and for Board Support Package, choose Use Existing 
(standalone_bsp_0 should be the only option).  
10-3-3. Click Next, and select Empty Application and click Finish. 
10-3-4. Expand the TestApp entry in the project view, right-click the src folder, and select Import.  
10-3-5. Expand General category and double-click on File System. 
10-3-6. Browse to c:\Summer\Tutorial\Sources and click OK. 
10-3-7. Select TestApp.c and click Finish to add the file to the project.  
10-3-8. Right-click on TestApp and select C/C++ Building Settings.  
 
10-4. Create a zynq_fsbl application. 
10-4-1. Select File > New > Application Project.  
10-4-2. Enter zynq_fsbl as the Project Name, and for Board Support Package, choose Create New.  
10-4-3. Click Next, select Zynq FSBL, and click Finish. 
This will create the first stage bootloader application called zynq_fsbl.elf 
 
10-5. Create a Zynq boot image. 
10-5-1. Select Xilinx Tools > Create Boot Image.  
10-5-2. Click the Browse button of the Output BIF file path field, browse to c:\Summer\Tutorial, and then 
click Save with the output as the default filename.  
10-5-3. Click on the Add button of the Boot image partitions, click the Browse button in the Add Partition 
form, browse to c:\Summer\Tutorial \tutorial\tutorial.sdk\zynq_fsbl\Debug directory, select 
zynq_fsbl.elf and click Open.  
10-5-4. Click OK. Click again on the Add button of the Boot Image partitions, click the Browse button in 
the Add Partition form, browse to c:\Summer\Tutorial \Bitstreams directory, select BLANK.bit 
and click Open. 
10-5-5. Click OK. 
10-5-6. Click again on the Add button of the Boot Image partitions, click the Browse button in the Add 
Partition form, browse to c:\Summer\Tutorial \tutorial\tutorial.sdk\TestApp\Debug directory, 
select TestApp.elf and click Open. 
10-5-7. Click OK. 
10-5-8. Make sure that the output path is c:\Summer\Tutorial and the filename is BOOT.bin, and click 
Create Image. 
10-5-9. Close the SDK program by selecting File > Exit. 
Test the Design Step 11 
11-1. Connect the board with micro-USB cable connected to the UART. Place the 
board in the SD boot mode. Copy the generated BOOT.bin and the partial 
bit files on the SD card and place the SD card in the board. Power On the 
board.  
11-1-1. Make sure that a micro-usb cable is connected to the UART port. 
11-1-2. Make sure that the board is set to boot in SD card boot mode. 
11-1-3. Using the Windows Explorer, copy the BOOT.bin from the c:\Summer\Tutorial directory on to a 
SD Card. Also copy all the partial bitstreams into the SD card. 
11-1-4. Place the SD Card in the board and power ON the board. 
11-2. Start a terminal emulator program such as TeraTerm or HyperTerminal. 
Select an appropriate COM port (you can find the correct COM number 
using the Control Panel).  Set the COM port for 115200 baud rate 
communication.  
11-2-1. Start a terminal emulator program such as TeraTerm or HyperTerminal.  
11-2-2. Select the appropriate COM port (you can find the correct COM number using the Control Panel).   
11-2-3. Set the COM port for 115200 baud rate communication.  
11-2-4. Reset the board and the menu will appear. Use it as you want. 
 
 
Here, I have entered 1 to transfer the UCB_TUNED partial binaries 
from SD card to DDR3 memory. The success message is 
displayed. 
 
 Here, I presses 2 in order to activate machine 2 and then ran the algorithm. 
Since no other arm is active, the algorithm has selected machine 2 
every time. 
 
 
When you’re done, press 0 to Exit and then you can choose a different 
algorithm and the corresponding partial binaries will be transferred to 
the DDR to replace the old binaries. 
 
 
 
Conclusion 
 
This lab showed you steps involved in creating a processor system using Vivado IPI.  Full bitstream as 
well as partial reconfiguration bitstreams were generated by going through the PR flow.  You also learned 
how to generate the boot image as well as how to convert the partial bit files to bin format.  You verified 
the functionality using ZC706. 
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Introduction 
In this lab, you will use Vivado IPI and Software Development Kit to create a reconfigurable peripheral 
using ARM Cortex-A9 processor system on Zynq. You will use Vivado IPI to create a top-level design, 
which includes the Zynq processor system as a sub-module. During the PR flow, you will define four 
Reconfigurable Partitions having three Reconfigurable Modules (KL_UCB, UCB and Comparator). You 
will create multiple Configurations and run the Partial Reconfiguration implementation flow to generate full 
and partial bitstreams.  You will use ZC706 to verify the design in hardware using a SD card to initially 
configure the FPGA, and then partially reconfigure the device using the PCAP under user software 
control. 
Github Link: https://github.com/Sai-Santosh-99/PR_UCB 
Design Description 
The purpose of this lab exercise is to implement a design that can be dynamically reconfigurable using 
PCAP resource and PS sub-system.  The system consists of four peripheral (arms), having two unique 
function calculation capabilities (KL_UCB, UCB) and a reconfigurable Comparator design. The 
architecture is designed such that it switches automatically to a much resource-efficient UCB algorithm 
after learning the arm statistics using KL-UCB. The output (Quality-factor) of these machines goes into a 
Comparator IP which selects the machine with the largest Q-factor value. The user verifies the 
functionality using a user application.  The dynamic modules are reconfigured using the PCAP resource 
available through Device Configuration block. The design is shown in Figure 1. 
 
Figure 1. The design 
 The Sources directory provides the machine cores, source file for KL-UCB, UCB, the software application 
(C-code TestApp.c), and a place holder for the floorplan constraints (floorPlan.xdc). The Synth and its 
sub-directories structure will hold the synthesized checkpoints, the Implement and its sub-directories will 
hold the implemented configurations, the Checkpoint will hold the static, and the two configuration 
checkpoints, and the Bitstreams directory will hold the generated full and partial bitstreams. In the home 
directory, there are several TCL scripts which will perform several tasks including the processor system 
creation and the bottom-up synthesis of the reconfigurable modules.    
Procedure 
This lab is separated into steps that consist of general overview statements that provide information on 
the detailed instructions that follow. Follow these detailed instructions to progress through the lab. 
General Flow for this Lab 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
Generate DCPs for the Static Design and RM Modules Step 1 
1-1. Start Vivado and execute the provided Tcl script to create the design check 
point for the static design having one RP. 
1-1-1. Open Vivado by selecting Start > All Programs > Xilinx Design Tools > Vivado 2018.2 > 
Vivado 2018.2 
1-1-2. In the Tcl Shell window enter the following command to change to the lab directory and hit Enter. 
cd c:/Summer/Tutorial 
1-1-3. Generate the PS design executing the provided Tcl script. 
source blockDesign.tcl 
This script will create the block design called system, instantiate ZYNQ PS with SD 0 and UART 
1 interfaces enabled. It will also enable the GP0 interface along with FCLK0 and RESET0_N 
ports. The provided machines IPs, PR decoupler and 2 Comparator IPs will also be instantiated. 
It will then create a top-level wrapper file called system_wrapper.v which instantiates the 
system.bd (the block design). 
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Test the Design 
 
 
 
 Figure 2. The system block design 
1-1-4. Select the Address Editor tab. Expand Data. Expand Unmapped Slaves, if any, and right-click 
and select Assign Address. 
1-1-5. Select Tools > Validate Design. 
1-1-6. Select File > Save Block Design. 
1-2. Synthesize the design to generate the dcp for the static logic of the design. 
1-2-1. Click Run Synthesis under the Synthesis group in the Flow Navigator to run the synthesis 
process. 
Wait for the synthesis to complete.  When done click Cancel. 
1-2-2. Using the windows explorer, copy the system_wrapper.dcp file from tutorial\tutorial.runs\synth_1 
into the Synth\Static directory under the current lab directory. 
1-2-3. Copy design checkpoints for the auto_pc, machine_arms, comparator_0, comparator_1, 
pr_decoupler_0, xbar_0, rst_ps7_0_20M, and processing_system7_0 instances to Synth\Static to 
sit alongside system_wrapper.dcp 
1-2-4. Close the project by typing the close_project command in the Tcl console or selecting File > 
Close Project. 
1-3. Since we have RMs in HDL format, we need to synthesize them and 
generate the dcp for each of the RMs.  The generated dcps should be 
stored in appropriate directories so they can be accessed correctly; 
particularly, the dcp files for RM must be in separate directories as their 
dcp file names will be same for a given RP.   
1-3-1. The HDL files for all the algorithms corresponding to each have been provided. Synthesize each 
each RM by creating a separate Vivado project. For the algorithm, synthesize the KL_UCB IP as 
kl_ucb, and synthesize the UCB IP as Q_function. You can also see these IPs instantiated in the 
given HDL files. 
1-3-2. Synthesize each of the RMs and write the design checkpoint (dcp) in the respective destination 
folder under the Synth directory. After each RM’s dcp is generated, close the design.  
1-3-3. At this point the directory content will look like shown below. Here, UCB_1 denotes that this dcp 
corresponds to the UCB algorithm for machine 1. You just need to synthesize each algorithm 
separately and add the corresponding .dcp files to the respective folders. 
 
Figure 7. Synth directory hierarchy and content 
1-3-4. Also, synthesize the dcp for both the comparator modules. One of the modules will be switched to 
blanking configuration once the architecture switches to the resource-efficient UCB algorithm. 
Load Static and one RM for the RP in Vivado Step 2 
Since all required netlist files (dcp) for the design are now available, you 
will use Vivado to floorplan the design, define Reconfigurable Partitions, 
add Reconfigurable Modules, run the implementation tools, and generate 
the full and partial bitstreams.   
2-1. In this step you will load the static and one RM designs for the RP. 
2-1-1. In the Tcl Shell window enter the following command to change to the lab directory and hit Enter. 
cd c:/Summer/Tutorial 
2-1-2. Execute the following Tcl script to load the static design checkpoint.  
source load_design_checkpoints.tcl  
The script will do the following: 
• Load the static design using the open_checkpoint command. 
open_checkpoint Synth/Static/system_wrapper.dcp 
• Load the IP checkpoint for the Processing System by using the read_checkpoint 
command. 
read_checkpoint -cell system_i/processing_system7_0 
Synth/Static/system_processing_system7_0_0.dcp  
• Load the IP checkpoint for the machines by using the read_checkpoint command. 
read_checkpoint -cell system_i/machine 
Synth/Static/system_machine_arms_0_0.dcp  
• Load the IP checkpoint for the decoupler by using the read_checkpoint command. 
read_checkpoint -cell system_i/pr_decoupler_0 
Synth/Static/system_pr_decoupler_0_0.dcp  
• Load the IP checkpoint for the Processing Reset by using the read_checkpoint 
command. 
read_checkpoint -cell system_i/rst_ps7_0_100M 
Synth/Static/system_rst_ps7_0_20M_0.dcp  
• Load the IP checkpoint for the auto pc by using the read_checkpoint command. 
read_checkpoint -cell 
system_i/ps7_0_axi_periph/s00_couplers/auto_pc 
Synth/Static/system_auto_pc_0.dcp  
• Load the IP checkpoint for the Comparator 1 by using the read_checkpoint command. 
read_checkpoint -cell system_i/ComparePR 
Synth/Static/system_comparatorPR_0_0.dcp 
• Load the IP checkpoint for the Comparator 2 by using the read_checkpoint command. 
read_checkpoint -cell system_i/Compare 
Synth/Static/system_comparator_0_0.dcp 
• Load the IP checkpoint for the system bus xbar by using the read_checkpoint 
command. 
read_checkpoint -cell system_i/ps7_0_axi_periph/xbar 
Synth/Static/system_xbar_0.dcp 
2-1-3. Load one RM (KL-UCB) for the RP by using the read_checkpoint command. 
read_checkpoint -cell 
system_i/machine/inst/machine_arms_v1_0_S00_AXI_inst/u1 
Synth/KL_1/ucb_synth.dcp 
read_checkpoint -cell 
system_i/machine/inst/machine_arms_v1_0_S00_AXI_inst/u2 Synth/ 
KL_2/ucb_synth.dcp 
read_checkpoint -cell 
system_i/machine/inst/machine_arms_v1_0_S00_AXI_inst/u3 Synth/ 
KL_3/ucb_synth.dcp 
read_checkpoint -cell 
system_i/machine/inst/machine_arms_v1_0_S00_AXI_inst/u4 Synth/ 
KL_4/ucb_synth.dcp 
read_checkpoint -cell 
system_i/ComparePR/inst/comparatorPR_v1_0_S00_AXI_inst/u1 Synth/ 
Compare/compare.dcp 
You can now see the design structure in the Netlist pane with an RM for the u1, u2, u3 and u4 
module loaded.  
 
Figure 9. Static design with RM loaded 
2-1-4. Select the u1, u2 u3, u4 and u1(Comparator) instances one-by-one and then select the 
Properties tab in the Cell Properties window. Note that the IS_BLACKBOX checkbox is not 
checked since a RM design is loaded. 
Define Reconfigurable Properties on each RM Step 3 
3-1. In this design you have one Reconfigurable Partition having two RMs. 
Define the reconfigurable properties to the loaded RM. 
3-1-1. Define each of the loaded RMs (submodules) as partially reconfigurable by setting the 
HD.RECONFIGURABLE property using the following commands. 
set_property HD.RECONFIGURABLE 1 [get_cells 
system_i/machine/inst/machine_arms_v1_0_S00_AXI_inst/u1] 
set_property HD.RECONFIGURABLE 1 [get_cells 
system_i/machine/inst/machine_arms_v1_0_S00_AXI_inst/u2] 
set_property HD.RECONFIGURABLE 1 [get_cells 
system_i/machine/inst/machine_arms_v1_0_S00_AXI_inst/u3] 
set_property HD.RECONFIGURABLE 1 [get_cells 
system_i/machine/inst/machine_arms_v1_0_S00_AXI_inst/u4] 
set_property HD.RECONFIGURABLE 1 [get_cells 
system_i/ComparePR/inst/comparatorPR_v1_0_S00_AXI_inst/u1] 
This is the point at which the Partial Reconfiguration license is checked.  
3-1-2. Select the u1, u2, u3, u4 and u1(Comparator) instance and notice that the 
DONT_TOUCH checkbox is selected in the Cell Properties window. 
Define the Reconfigurable Partition Region  
3-2. Next you must floorplan the RP region.  Depending on the type and amount 
of resources used by all the RMs for the given RP, the RP region must be 
appropriately defined so it can accommodate any RM variant. 
3-2-1. You execute the following command to define the region for each RP, perform the DRC. 
read_xdc floorplan.xdc 
Create and Implement First Configuration  
4-1. Create and implement the first Configuration. 
4-1-1. Execute the following command to implement the first configuration, the KL-UCB variant. 
source create_first_configuration.tcl 
The script will do the following tasks: 
• The script will optimize, place and route the design by executing the following commands. 
opt_design  
place_design  
route_design 
• Save the full design checkpoint.  
write_checkpoint -force Implement/KL/top_route_design.dcp 
At this point, a fully implemented partial reconfiguration design from which full and partial 
bitstreams can be generated is ready. The static portion of this configuration must be 
used for all subsequent configurations, and to isolate the static design, the current 
reconfigurable module must be removed. 
4-2. After the first configuration is created, the static logic implementation will 
be reused for the rest of the configurations.  So it should be saved. But 
before you save it, the loaded RM should be removed. 
4-2-1. Execute the following command to update the design with the blackbox and write the checkpoint. 
source lock_placement_with_blackbox.tcl  
The script will do the following tasks: 
• Clear out the existing RMs executing the following commands.  
update_design -cell 
system_i/machine/inst/machine_arms_v1_0_S00_AXI_inst/u1 -
black_box 
update_design -cell 
system_i/machine/inst/machine_arms_v1_0_S00_AXI_inst/u2 -
black_box 
update_design -cell 
system_i/machine/inst/machine_arms_v1_0_S00_AXI_inst/u3 -
black_box 
update_design -cell 
system_i/machine/inst/machine_arms_v1_0_S00_AXI_inst/u4 -
black_box 
update_design -cell 
system_i/ComparePR/inst/comparatorPR_v1_0_S00_AXI_inst/u1 -
black_box 
Issuing this command will result in design changes including, the number of Fully Routed 
nets (green) decreased, the number of Partially Routed nets (yellow) has increased, and 
rp_instance may appear in the Netlist view as empty.  
• Lock down all placement and routing by executing the following command.  
lock_design -level routing  
Because no cell was identified in the lock_design command, the entire design in 
memory (currently consisting of the static design with black boxes) is affected.  
• Write out the remaining static-only checkpoint by executing the following command.  
write_checkpoint -force Checkpoint/static_route_design.dcp  
This static-only checkpoint would be used for any future configuration, but here, you 
simply keep this design open in memory. 
 
Create Other Configurations  
5-1. Read next set of RM dcp, create and implement the second configuration. 
5-1-1. Execute the following command to create and implement the second configuration, the UCB_T 
variant. 
source create_second_configuration.tcl 
The script will do the following tasks: 
• First, it will open the blanking configuration using the tcl command: 
open_checkpoint Checkpoint/static_route_design 
• With the locked static design open in memory, read in post-synthesis checkpoint for the 
second reconfigurable module.  
read_checkpoint -cell 
system_i/machine1/inst/machine1_blank_v1_0_S00_AXI_inst/u1 
Synth/UCB_1/ucb_synth.dcp 
read_checkpoint -cell 
system_i/machine2/inst/machine2_blank_v1_0_S00_AXI_inst/u1 
Synth/UCB_2/ucb_synth.dcp 
read_checkpoint -cell 
system_i/machine3/inst/machine3_blank_v1_0_S00_AXI_inst/u1 
Synth/UCB_3/ucb_synth.dcp 
read_checkpoint -cell 
system_i/machine4/inst/machine4_blank_v1_0_S00_AXI_inst/u1 
Synth/UCB_4/ucb_synth.dcp 
read_checkpoint -cell 
system_i/ComparePR/inst/comparatorPR_v1_0_S00_AXI_inst/u1 
Synth/Compare/compare.dcp 
Optimize, place and route the design by executing the following commands. 
opt_design  
place_design  
route_design 
• Save the full design checkpoint. 
write_checkpoint -force Implement/UCB/top_route_design.dcp 
• Close the project 
close_project 
 
 
5-2. Create the blanking configuration. 
5-2-1. Execute the following command to create and implement the second configuration 
source create_blanking_configuration.tcl 
The script will do the following tasks: 
• Open the static route checkpoint.  
open_checkpoint Checkpoint/static_route_design.dcp 
• For creating the blanking configuration, use the update_design -buffer_ports 
command to insert LUTs tied to constants to ensure the outputs of the reconfigurable 
partition are not left floating. 
update_design -buffer_ports -cell 
system_i/machine/inst/machine_arms_v1_0_S00_AXI_inst/u1 
update_design -buffer_ports -cell 
system_i/machine/inst/machine_arms_v1_0_S00_AXI_inst/u2  
update_design -buffer_ports -cell 
system_i/machine/inst/machine_arms_v1_0_S00_AXI_inst/u3 
update_design -buffer_ports -cell 
system_i/machine/inst/machine_arms_v1_0_S00_AXI_inst/u4 
update_design -buffer_ports -cell 
system_i/ComparePR/inst/comparatorPR_v1_0_S00_AXI_inst/u1 
• Now place and route the design.  There is no need to optimize the design. 
place_design 
route_design 
The base (or blanking) configuration bitstream, when we generate in the next section, will 
have no logic for either reconfigurable partition, simply outputs driven by ground.  Outputs 
can be tied to VCC if desired, using the HD.PARTPIN_TIEOFF property. 
• Save the checkpoint in the BLANK directory. 
write_checkpoint -force Implement/BLANK/top_route_design.dcp 
 
• Close the project 
Close_project 
Run PR_Verify  
6-1. You must ensure that the static implementation, including interfaces to 
reconfigurable regions, is consistent across all Configurations.  To verify 
this, you run the PR_Verify utility 
6-1-1. Run the pr_verify command from the Tcl Console.  
source verify_configurations.tcl 
The script will perform the following tasks: 
• Execute the pr_verify command and then close the project: 
pr_verify -initial Implement/KL/top_route_design.dcp -additional 
{Implement/BLANK/top_route_design.dcp 
Implement/UCB/top_route_design.dcp} 
You should see the message indicating the KL configuration is compatible with BLANK, and the 
KL configuration is compatible with UCB. Execute the following command to close the project. 
close_project 
Generate Bit Files  
7-1. After all the Configurations have been validated by PR_Verify, full and 
partial bit files must be generated for the entire project 
7-1-1. Generate the full configurations and partial bitstreams by executing the following tcl script. 
source generate_bitstreams.tcl 
7-1-2. The script will do the following tasks: 
• Read the first configuration in the memory, using the command: 
open_checkpoint Implement/UCB/top_route_design.dcp 
• Generate the full and partial bitstreams for this design.  
write_bitstream -file Bitstreams/UCB.bit  
write_cfgmem -format BIN -interface SMAPx32 -disablebitswap -
loadbit "up 0 Bitstreams/UCB_pblock_machine1_partial.bit" 
Bitstreams/UCB_1.bin 
write_cfgmem -format BIN -interface SMAPx32 -disablebitswap -
loadbit "up 0 Bitstreams/UCB_pblock_machine2_partial.bit" 
Bitstreams/UCB_2.bin 
write_cfgmem -format BIN -interface SMAPx32 -disablebitswap -
loadbit "up 0 Bitstreams/UCB_pblock_machine3_partial.bit" 
Bitstreams/UCB_3.bin 
write_cfgmem -format BIN -interface SMAPx32 -disablebitswap -
loadbit "up 0 Bitstreams/UCB_pblock_machine4_partial.bit" 
Bitstreams/UCB_4.bin 
write_cfgmem -format BIN -interface SMAPx32 -disablebitswap -
loadbit "up 0 Bitstreams/UCB_pblock_Comparator_partial.bit" 
Bitstreams/Compare.bin 
close_project  
Notice the five bitstreams will be created. 
7-1-3. Generate full and partial bitstreams for the second configuration.  
• Open the checkpoint for KL-UCB using 
open_checkpoint Implement/KL/top_route_design.dcp 
write_cfgmem -format BIN -interface SMAPx32 -disablebitswap -
loadbit "up 0 Bitstreams/ KL_pblock_machine1_partial.bit" 
Bitstreams/UCBV_1.bin 
write_cfgmem -format BIN -interface SMAPx32 -disablebitswap -
loadbit "up 0 Bitstreams/ KL_pblock_machine2_partial.bit" 
Bitstreams/UCBV_2.bin 
write_cfgmem -format BIN -interface SMAPx32 -disablebitswap -
loadbit "up 0 Bitstreams/ KL_pblock_machine3_partial.bit" 
Bitstreams/UCBV_3.bin 
write_cfgmem -format BIN -interface SMAPx32 -disablebitswap -
loadbit "up 0 Bitstreams/ KL_pblock_machine4_partial.bit" 
Bitstreams/UCBV_4.bin  
close_project  
The five files will be created.  
• Generate a full bitstream with black boxes, plus blanking bitstreams for the reconfigurable 
modules. Blanking bitstreams can be used to “erase” an existing configuration to reduce 
power consumption.  
write_bitstream -file Bitstreams/BLANK.bit  
write_cfgmem -format BIN -interface SMAPx32 -disablebitswap -
loadbit "up 0 Bitstreams/BLANK_pblock_machine1_partial.bit" 
Bitstreams/BLANK_1.bin 
write_cfgmem -format BIN -interface SMAPx32 -disablebitswap -
loadbit "up 0 Bitstreams/BLANK_pblock_machine2_partial.bit" 
Bitstreams/BLANK_2.bin 
write_cfgmem -format BIN -interface SMAPx32 -disablebitswap -
loadbit "up 0 Bitstreams/BLANK_pblock_machine3_partial.bit" 
Bitstreams/BLANK_3.bin 
write_cfgmem -format BIN -interface SMAPx32 -disablebitswap -
loadbit "up 0 Bitstreams/BLANK_pblock_machine4_partial.bit" 
Bitstreams/BLANK_4.bin  
write_cfgmem -format BIN -interface SMAPx32 -disablebitswap -
loadbit "up 0 Bitstreams/BLANK_pblock_Comparator_partial.bit" 
Bitstreams/BLANK_Compare.bin  
close_project  
• Generate full and partial bitstreams for the third configuration.  
 
About the C code  
 
• This function is used for moving the partial binaries from the SD Card to the 
DDR memory. 
 
int SD_TransferPartial(char *FileName, u32 DestinationAddress, u32 ByteLength) 
{ 
 FIL fil; 
 FRESULT rc; 
 UINT br; 
 
 rc = f_open(&fil, FileName, FA_READ); 
 if (rc) { 
  xil_printf(" ERROR : f_open returned %d\r\n", rc); 
  return XST_FAILURE; 
 } 
 
 rc = f_lseek(&fil, 0); 
 if (rc) { 
  xil_printf(" ERROR : f_lseek returned %d\r\n", rc); 
  return XST_FAILURE; 
 } 
 
 rc = f_read(&fil, (void*) DestinationAddress, ByteLength, &br); 
 if (rc) { 
  xil_printf(" ERROR : f_read returned %d\r\n", rc); 
  return XST_FAILURE; 
 } 
 
 rc = f_close(&fil); 
 if (rc) { 
  xil_printf(" ERROR : f_close returned %d\r\n", rc); 
  return XST_FAILURE; 
 } 
 
 return XST_SUCCESS; 
} 
• This function is used to initialize the SD controller. 
 
int SD_Init() 
{ 
 FRESULT rc; 
 
 rc = f_mount(&fatfs, "", 0); 
 if (rc) { 
  xil_printf(" ERROR : f_mount returned %d\r\n", rc); 
  return XST_FAILURE; 
 } 
 
 return XST_SUCCESS; 
} 
• Below, we have defined the function to write the data to our arms. 
 
#define mWriteReg(BaseAddress, RegOffset, Data) \ 
   Xil_Out32((BaseAddress) + (RegOffset), (u32)(Data)) 
 
• Below, we have defined the function to read the data from the comparator. 
 
 
#define mReadReg(BaseAddress, RegOffset) \ 
    Xil_In32((BaseAddress) + (RegOffset)) 
 
 
• Below is the pseudocode for the Multi-Armed Bandit algorithm on FPGA.  
 
 
algo() 
{ 
 
 for n times { 
   
• Generate a random data value. 
 
• Read the output from the Comparator 
  
• If Comparator says Machine i is better-  
 
 
1. CHECK THE REWARD. 
 
2. INCREMENT X(i) if REWARD=1, else don’t. 
 
3. INCREMENT T(i) as the Machine i was selected. 
 
4. WRITE THE CORRESPONDINT DATA TO THE FPGA CONVEYING THE                                            
MACHINE SELECTED AND ITS REWARD. 
 
 }  
 
}                                                                                           
Generate the Software Application Step 10 
8-1. Open the PS design that was created in Step 1. Export the hardware design 
and launch SDK. 
8-1-1. Click on the Open Project link, browse to c:/Summer/Tutorial/tutorial, select the tutorial.xpr and 
click OK to open the design created in Step 1.  
8-1-2. Select File > Export > Export Hardware… 
8-1-3. In the Export Hardware form, do not check the Include bitstream checkbox and click OK. 
8-1-4. Select File > Launch SDK 
8-1-5. Click OK to launch SDK. 
The SDK program will open. Close the Welcome tab if it opens. 
8-2. Create a Board Support Package enabling generic FAT file system library. 
8-2-1. In SDK, select File > New > Board Support Package.  
8-2-2. Click Finish with the default settings (with standalone operating system). 
This will open the Software Platform Settings form showing the OS and libraries selections. 
8-2-3. Select xilffs as the FAT file support is necessary to read the partial bit files. 
 
Figure 13. Selecting the xilffs library support 
8-2-4. Click OK to accept the settings and create the BSP. 
8-3. Create an application. 
8-3-1. Select File > New > Application Project.  
8-3-2. Enter TestApp as the Project Name, and for Board Support Package, choose Use Existing 
(standalone_bsp_0 should be the only option).  
8-3-3. Click Next, and select Empty Application and click Finish. 
8-3-4. Expand the TestApp entry in the project view, right-click the src folder, and select Import.  
8-3-5. Expand General category and double-click on File System. 
8-3-6. Browse to c:\Summer\Tutorial\Sources and click OK. 
8-3-7. Select TestApp.c and click Finish to add the file to the project.  
8-3-8. Right-click on TestApp and select C/C++ Building Settings.  
 
8-4. Create a zynq_fsbl application. 
8-4-1. Select File > New > Application Project.  
8-4-2. Enter zynq_fsbl as the Project Name, and for Board Support Package, choose Create New.  
8-4-3. Click Next, select Zynq FSBL, and click Finish. 
This will create the first stage bootloader application called zynq_fsbl.elf 
 
8-5. Create a Zynq boot image. 
8-5-1. Select Xilinx Tools > Create Boot Image.  
8-5-2. Click the Browse button of the Output BIF file path field, browse to c:\Summer\Tutorial, and then 
click Save with the output as the default filename.  
8-5-3. Click on the Add button of the Boot image partitions, click the Browse button in the Add Partition 
form, browse to c:\Summer\Tutorial \tutorial\tutorial.sdk\zynq_fsbl\Debug directory, select 
zynq_fsbl.elf and click Open.  
8-5-4. Click OK. Click again on the Add button of the Boot Image partitions, click the Browse button in 
the Add Partition form, browse to c:\Summer\Tutorial \Bitstreams directory, select BLANK.bit 
and click Open. 
8-5-5. Click OK. 
8-5-6. Click again on the Add button of the Boot Image partitions, click the Browse button in the Add 
Partition form, browse to c:\Summer\Tutorial \tutorial\tutorial.sdk\TestApp\Debug directory, 
select TestApp.elf and click Open. 
8-5-7. Click OK. 
8-5-8. Make sure that the output path is c:\Summer\Tutorial and the filename is BOOT.bin, and click 
Create Image. 
8-5-9. Close the SDK program by selecting File > Exit. 
Test the Design Step 11 
9-1. Connect the board with micro-USB cable connected to the UART. Place the 
board in the SD boot mode. Copy the generated BOOT.bin and the partial 
bit files on the SD card and place the SD card in the board. Power On the 
board.  
9-1-1. Make sure that a micro-usb cable is connected to the UART port. 
9-1-2. Make sure that the board is set to boot in SD card boot mode. 
9-1-3. Using the Windows Explorer, copy the BOOT.bin from the c:\Summer\Tutorial directory on to a 
SD Card. Also copy all the partial bitstreams into the SD card. 
9-1-4. Place the SD Card in the board and power ON the board. 
9-2. Start a terminal emulator program such as TeraTerm or HyperTerminal. 
Select an appropriate COM port (you can find the correct COM number 
using the Control Panel).  Set the COM port for 115200 baud rate 
communication.  
9-2-1. Start a terminal emulator program such as TeraTerm or HyperTerminal.  
9-2-2. Select the appropriate COM port (you can find the correct COM number using the Control Panel).   
9-2-3. Set the COM port for 115200 baud rate communication.  
9-2-4. Reset the board and the menu will appear. Use it as you want. 
 The snapshot of the terminal with example user experiments 
Conclusion 
 
This lab showed you steps involved in creating a processor system using Vivado IPI.  Full bitstream as 
well as partial reconfiguration bitstreams were generated by going through the PR flow.  You also learned 
how to generate the boot image as well as how to convert the partial bit files to bin format.  You verified 
the functionality using ZC706. 
 
[8] M. Ozger, F. Alagoz, and O. Akan, “Clustering in Multi-Channel Cog-
nitive Radio Ad Hoc and Sensor Networks,” in IEEE Communication
Magazine, pp. 156-162, April 2018.
